- 您现在的位置：买卖IC网 > Sheet目录331 > IPTR-DSPBUILDER (Altera)DSP BUILDER SOFTWARE
Chapter 3: Design Rules and Procedures
3–11
Frequency Design Rules
If you use Clock_Derived blocks, and there is only one system clock, you must
generate an appropriate clock signal for connection to the hardware device input pins
for the derived clocks.
The Clock block defines the base clock domain, and Clock_Derived blocks define
other clock domains. DSP Builder specifies sample times in terms of the base clock
sample time. If there is no Clock block, DSP Builder uses a default base clock, with a
Simulink sample time of 1, and a hardware clock period of 20 ? s.
This feature is available across all device families that DSP Builder supports. If no
Clock block is present, the design uses a default clock pin named clock and a default
active-low reset pin named aclr .
The Signal Compiler block assigns a clock buffer and a dedicated clock-tree to
clock-signal input pin automatically to maintain minimum clock skew. If your design
contains more Clock and Clock_Derived blocks than there are clock buffers available,
non dedicated routing resources route the clock signals.
Clock Assignment
DSP Builder identifies registered DSP Builder blocks such as the Delay block and
implicitly connects the clock, clock enable, and reset signals in the VHDL design for
synthesis. When your design does not contain a Clock block, Clock_Derived block, or
PLL block, all the registered DSP Builder block clock pins connect to a single clock
domain (signal clock in VHDL).
Define clock domains by the clock source blocks: the Clock block, the Clock_Derived
block and the PLL block.
The Clock block defines the base clock domain. You can specify its Simulink sample
time and hardware clock period directly. If there is no Clock block, there is a default
base clock with a Simulink sample time of 1. You can use the Clock_Derived block to
define clock domains in terms of the base clock. DSP Builder specifies the sample time
of a derived clock as a multiple and divisor of the base clock sample time.
The PLL block maps to a hardware PLL. You can use it to define multiple clock
domains with sample times specified in terms of the PLL input clock. Use the PLL
input clock either as the base clock or a derived clock.
Each clock domain has an associated reset pin. The Clock block and each of the
Clock_Derived blocks have their own reset pin, the name of which is in the block's
parameter dialog box. The clock domains of the PLL block share the reset pin of the
PLL block's input clock.
When your design contains clock source blocks, DSP Builder implicitly connects the
clock pins of all the registered blocks to the appropriate clock pin or PLL output. DSP
Builder also connects the reset pins of the registered blocks to the top-level reset port
for the block's clock domain.
DSP Builder blocks fall into the following clocking categories:
■
■
Combinational blocks—the output always changes at the same sample time slot as
the input.
Registered blocks—the output changes after a variable number of sample time
slots.
November 2013
Altera Corporation
DSP Builder Handbook
Volume 2: DSP Builder Standard Blockset
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
IR11662SPBF
IC CNTROL SMART RECTIFIER 8-SOIC
IR1166STRPBF
IC MOSFET DRIVER N-CH 200V 8SOIC
IR11672ASPBF
IC MOSFET DRIVER 200V 8-SOIC
IR1167ASTRPBF
IC SMART SECONDARY DRIVER 8-SOIC
IR11682STRPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1168SPBF
IC MOSFET DRIVER DUAL 200V 8SOIC
IR1176STR
IC DRIVER RECT SYNC 5V 4A 20SSOP
IR2010SPBF
IC DRIVER HIGH/LOW SIDE 16SOIC
相关代理商/技术参数
IP-TRIETHERNET
功能描述:开发软件 Triple Spd Ethernet MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-TRIETHERNETF
功能描述:开发软件 3x Spd Ethernet MAC MegaCore
RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPTV-OPTION-INS970
制造商:3M Electronic Products Division 功能描述:IPTV OPTION FOR INS970
IPU039N03L G
功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS（导通）:0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPU039N03LG
制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPU039N03LGXK
制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 50A 3-Pin(3+Tab) TO-251
IPU04N03LA
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPU04N03LA G
功能描述:MOSFET N-CH 25V 50A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道，金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds（最大）@ Id, Vgs @ 25° C:180 毫欧 @ 9A，10V Id 时的 Vgs(th)（最大）:4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
